Pratik M, Dinesh Sethi. FPGA Implementation of Modulo 2n ±1 Adder-Subtractor. REDVET [Internet]. 2024Nov.8 [cited 2025Oct.29];25(2):1487-90. Available from: https://www.veterinaria.org/index.php/REDVET/article/view/1861