Pratik M, and Dinesh Sethi. “FPGA Implementation of Modulo 2n ±1 Adder-Subtractor”. Revista Electronica De Veterinaria, Vol. 25, no. 2, Nov. 2024, pp. 1487-90, doi:10.69980/redvet.v25i2.1861.