Pratik M and Dinesh Sethi, “FPGA Implementation of Modulo 2n ±1 Adder-Subtractor”, REDVET, vol. 25, no. 2, pp. 1487-1490, Nov. 2024.