Pratik M and Dinesh Sethi (2024) “FPGA Implementation of Modulo 2n ±1 Adder-Subtractor”, Revista Electronica de Veterinaria, 25(2), pp. 1487-1490. doi: 10.69980/redvet.v25i2.1861.