PRATIK M; DINESH SETHI. FPGA Implementation of Modulo 2n ±1 Adder-Subtractor. Revista Electronica de Veterinaria, v. 25, n. 2, p. 1487-1490, 8 Nov. 2024.