Pratik M, & Dinesh Sethi. (2024). FPGA Implementation of Modulo 2n ±1 Adder-Subtractor. Revista Electronica De Veterinaria, 25(2), 1487-1490. https://doi.org/10.69980/redvet.v25i2.1861