Pratik M; Dinesh Sethi. FPGA Implementation of Modulo 2n ±1 Adder-Subtractor. REDVET 2024, 25, 1487-1490.